



TECHNICAL UNIVERSITY OF MOMBASA

SCHOOL OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF ELECTRICAL & ELECTRONIC ENGINEERING

UNIVERSITY EXAMINATION FOR:

Bachelor of Technology in Electrical and Electronic Engineering

TEE 4202 ANALOGUE ELECTRONICS I

END OF SEMESTER EXAMINATION

SERIES: MARCH 2025

TIME: 2 HOURS

DATE: MARCH 2025

Instructions to Candidates

You should have the following for this examination

-Answer Booklet, examination pass and student ID

This paper consists of **FIVE** Questions; Attempt Question ONE and any other TWO Questions.

Do not write on the question paper.

Question ONE (Compulsory 20 marks)

- a) i) Explain any THREE factors that affect the operating point of an amplifier
ii) State how each of the factors may be minimized **(6 marks)**
- b) Referring to the potential divider bias circuit used to bias the common emitter amplifier
i) Explain how dc stabilization of the Q point is achieved in the circuit
ii) Explain the effect of leaving the emitter resistor un decoupled **(4marks)**
- c) For the CE amplifier of Figure Q1c, Take $V_{BE}=0.7V$ and $\beta=80$, determine
i) I_{BQ} ii) I_{CQ} iii) $V_{CE(Q)}$ **(3marks)**




Figure Q1c

d) Draw a diagram of the NPN transistor and explain its operation

(7 marks)

Question TWO

- Explain what is meant by the following terms as applied to semiconductor theory
i) doping ii) extrinsic iii) intrinsic
- Draw a diagram of a p-n junction and explain its operation
- Explain how the capacitance is formed in the pn junction

(3 marks)

(7marks)

(3marks)




Figure Q2c

- In the circuit of Figure Q2c, the transistor has the following h-parameters; $h_{ie}=2\text{k}\Omega$ $h_{fe}=100$ $h_{oe}=5 \times 10^{-5}\text{S}$, $h_{re}=0$ Given the following bias components; $R_1 = 50\text{ k}\Omega$ $R_2 = 20\text{ k}\Omega$ $R_C=5\text{ k}\Omega$ $R_E=2\text{ k}\Omega$ $C_E=100\text{ }\mu\text{F}$, $V_{CC}=9\text{V}$, calculate for the stage;
i) the current gain ii) the voltage gain
- Explain any THREE factors that affect the voltage gain at the high frequencies

(4 marks)

(3marks)

Question THREE

- a) Draw the diagram of a light emitting diode and explain its operation (7marks)
- b) Explain the operation of the circuit of Figure Q3b (4marks)




Figure Q3b

- c) A half wave rectifier is connected to 240V 50 Hz supply via a step down transformer of turns ratio 20:1 to a load of $330\ \Omega$. Neglecting the voltage drop across the diode, calculate;
- rms secondary voltage
 - the peak secondary voltage
 - the peak secondary current
 - the average (dc) current flowing through the load
- (4 marks)
- d) A 5.6V, 1W zener diode having a minimum current of 5mA is used in a shunt regulator to supply a load current of 20mA from a supply voltage which varies between 15V to 24 V, calculate;
- a suitable value of the resistor and its power rating
 - the power dissipated by the zener when the supply voltage is maximum
- (5 marks)

Question FOUR

- a) i) For the circuit of Figure 4a, $V_{BE} = 0.7V$, determine the operating point (I_{CQ}, I_{BQ}, V_{CEQ})
- ii) Draw the dc load line




Figure 4a

(9 marks)

- b) A Multi stage amplifier consists of three identical stages such that $R_C = 2\text{k}\Omega$ $R_E = 1\text{k}\Omega$
 $R_1 = 27\text{k}\Omega$ $R_2 = 10\text{k}\Omega$ $C_E = 100\mu\text{F}$. The transistor used has $h_{fe} = 150$, $h_{ie} = 2\text{k}\Omega$. Determine the overall voltage gain of the circuit (6marks)
- c) State any TWO features of each of the following transistor configurations (2 marks)
- common collector
 - common base
- c) Show that the common emitter dc current β is related to the dc current gain of common base α by the equation

$$\beta_{dc} = \frac{\alpha}{1 - \alpha}$$

(3 marks)

Question FIVE

- Define the following terms as applied to FETs; (2marks)
 - transconductance
 - drain source resistance
- With the aid of construction diagram, explain the operation of n-channel depletion mosfet (6marks)
- Draw the typical drain characteristics of n channel Junction FET and explain the distinct operating regions

- ii) List any TWO properties of a FET that makes it ideal as electronic switch (8 marks)
- iii) List any TWO advantages of FETs over BJTs (4 marks)
- d) For the circuit of Figure Q5d




Figure Q5d