

TECHNICAL UNIVERSITY OF MOMBASA

INSTITUTE OF COMPUTING AND INFORMATICS

DEPARTMENT OF COMPUTING SCIENCE AND INFORMATION TECHNOLOGY

UNIVERSITY EXAMINATION FOR:

BACHELOR OF TECHNOLOGY IN INFORMATION TECHNOLOGY

EIT 4411: MICROPROCESSOR SYSTEM DESIGN

SPECIAL/SUPPLEMENTARY EXAMINATION

SERIES: SEPTEMBER 2018

TIME: 2 HOURS

DATE: SEPTEMBER 2018

Instructions to Candidates

You should have the following for this examination *-Answer Booklet, examination pass and student ID* This paper consists of FIVE questions. Question ONE is Compulsory attempt any other TWO questions. **Do not write on the question paper.**

Question ONE

a) Distinguish between Programmed I/O and Interrupt driven I/O interfaces

4 marks

b) With aid of a block diagram of master-slave bus arrangement describe the sequence of steps involved for the processor to move data from memory to I/O device

8 marks

c)

- i. With aid of block diagram describe the functions of the key elements of a basic control loop
- ii. Explain any TWO reasons for measurement and control of industrial processes

12 marks

d) With aid of a block diagram of an I/O Module structure, explain how it interacts with internal computer resources and the external devices


6 marks

Question TWO

- a) Explain the function of the following components of controller loop equipments
 - i. Transducer
 - ii. Converter
 - iii. Indicators
 - iv. Actuator
 - v. Recorder

10 marks

b) In the system of Figure Q2 the clock is connected to the timer IN input of the Intel 8155. If the system clock has a frequency of 3MHZ, write a program segment for the Intel 8155 that produces a continuous square wave with a frequency of 1kHz.Include a start timer command, disable the interrupt ports, use port C and B as output ports, and Port A as an input port



10 marks

Question THREE

- a) With the aid of sketches distinguish between Frequency and Time division multiplexing of data 6 marks
- b) Assuming a microprocessor based system is interfaced with a device that can raise n- number of interrupt requests. With aid of a flowchart describe the algorithm of a software interrupt polling technique for the system.

10 marks

c) Outline any TWO advantages and TWO disadvantages of the technique in b)

4 marks

Question FOUR

a) Describe any FOUR significant parameters that you would consider while choosing the right microprocessor for your application,

8 marks

- b) Define the following memory terms
 - i. Cell
 - Data transfer time ii.
 - Settling time iii.
 - latency iv.
 - ν. Access time

c) With aid of diagrams explain the THREE bus system organization in digital systems.

Question FIVE

- a) With aid of a block diagram describe System Design and Instrumentation for Stepper Motor Control with Furnace and Temperature Controller 10 marks
- b) With aid of block diagram compare the operation of a fuzzy logic controller to the conventional logic controller

c) Distinguish between top-down and bottom- up design method with respect to microprocessor based systems

4 marks

5 marks

6 marks

7 marks

8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE Table 5-2

OP CODE	MNEMONIC		OP	MNEMONIC		CODE	MNEMONIC		OP	MNEMONIC		OP CODE	MNEMONIC		CODE	MNEMONIC	
						-) — — — — — — — — — — — — — — — — — — —		-	}				-	}	<u>}</u>	
00	NOP		28	DCX	н	56	MOV	D,M	81	ADD	c	AC	XBA	H	07	RST	2
01	LXI	8,D16	2C	INR	<u>-</u>	57	MOV	D,A	82	ADD	D	AD	XRA	L	D8	RC	
02	STAX	8	2D	DCR	L	58	MOV	6,8	83	ADD	E	AE	XRA	M	09	-	
03	INX	B	2E	MVI	L,D8	59	MÖV	E,C	84	ADD	H	AF	XRA	A	DA	JC	Adr
04	INR	8	2F	CMA		5A	MOV	E,D	85	ADD	L	80	ORA	8	DB	IN	D8
05	DCR	8	30	SIM		58	MOV	E,E	86	ADD	M	81	ORA	C i	DC	L _{cc}	Adr
06	MVI	8,D8	31	LXI	SP,D16	5C	MOV	E,H	87	ADD	A	82	ORA	D	DD		
07	RLC		32	STA	Adr	5D	MOV	0,L	88	ADC	8	83	ORA	E	DE	581	D8
80	-	-	33	INX	SP	6-E	MOV	E,M		ADC	C	84	ORA	H	DF	RST	3
09	DAD	8	34	INR	M	5F	MOV	E,A		ADC	D	B5	ORA	L	EO	RPO	
0,4	LDAX	в	35	DCR	M	60	MOV	H,B	88	ADC	E	B6	ORA	м	E1	POP	H
08	DCX	8	36	MV1	M,D8	61	MOV	H,C	80	ADC	н	87	ORA	A	62	JPO	Adı
0C	INB	C	37	STC		62	MOV	H,D	8D	ADC	L.	B8	CMP	В	E3	XTHL.	
00	DCR	С	38	-		63	MOV	H,E	8E	ADC	M	89	CMP	С	E4 ·	CPO	Ad
0E	MVI	C,D8	39	DAD	SP	64	MOV	H,H	8F	ADC	A	BA	CMP	D	EB	PUSH	н
OF	RRC		3A	LDA	Adr	65	MOV	H.L.	90	SUB	8	BB	CMP	E	Eß	ANI	D8
10	-		38	DCX	SP	66	MOV	H,M	91	SUB	C	80	CMP	н	87	RST	4
11	LX1	D,D16	3C	INB	A	67	MOV	H,A	92	SUB	D	BD	CMP	L,	E8	RPE	
12	STAX	0	3D	DCR	A	68	MOV	L,B	93	SUB	E	86	CMP	M	E9	PCHL	
13	INX	D	3E	MVI	A,D8	69	MOV	L.,C	94	SUB	н	BF	CMP	A	EA	JPE	Ad
14	INR	0	3F	CMC		6A	MOV	L, D	95	SUB	L	CO	RNZ		83	XCHG	
15	DCR	D	40	MOV	8,8	68	MOV	L,E j	96	SUB	м	C1	POP	8	EC	CPE	Adi
16	MVI	D,08	41	MOV	B,C	6C	MOV	L,H	97	SUB	A	C2	JNZ	Adr	ED	-	
17	BAL		42	MOV	6.D	6D	MOV	LL	98	SBB	8	C3	JMP	Adr	EE	XBL	DB
18	-		43	MOV	8,E	6E	MOV	L,M	99	SBB	C	C4	CNZ	Adr	EF	RST	5
19	DAD	D	44	MOV	B,H	6F	MOV	LA.	9A	58B	D	C5	PUSH	в	FO	BP	
1A	LDAX	o	45	MOV	8.L	70	MOV	M.B	98	588	E	C6	ADI	D8	F1	POP	PSV
1B	DCX	D I	46	MOV	B,M	71	MOV	MIC	90	SBB	н	C7	RST	0	F2	JP	Ad
10	INB	ē l	47	MOV	B.A	72	MOV	M.D	9D	588	L	C8	RZ		F3	D1	
1D	DCR	E I	48	MOV	C,B	73	MOV	M.E	9E	SBB	м	C9	RET	Adr	F-4	CP	Adi
16	MVI	E.08	49	MOV	c.c	74	MOV	M.H	9F	SBB	A	CA j	JZ		F5	PUSH	PSA
1E	BAB		4A	MOV	C.D	75	MOV	MLL	A0 i	ANA	в	CB			P6	OBL	DB
20	BIM		4B	MOV	C.E	76	HLT		A1	ANA	ē	.ec	cz	Adr	F7	RST	6
21	LXI	н.016		MOV	C.H	77	MOV	M.A	A2	ANA	ō	CD	CALL	Ådr	FR	BM	
22	SHLD	Adr i	4D	MOV	C.L	78	MOV	A,B	A3	ANA	Ē	CE	ACI	D8	F9	SPHL	
23	INX	н I	46	MOV	C.M	79	MOV	A.C	A4	ANA	H I	CF	AST	1	FA	JM	Ad
24		Ë I	4F	MOV	C,A	7A	MOV	A,D	AS	ANA	Ē.	D0	RNC		FB	EI .	
25	DCR	н I	4F 50	MOV	D.B	78	MOV	A.E	AB AB	ANA	M	D1	POP	D	FC	CM	Ad
26	100 - 100 - 10	H.08	51	MOV	D.C	70	MOV			ANA	A	02	JNC	Adr	FD		
20	DAA	n,66	52	MOV	- 12 - 1	70		A,H		XRA	B	D3	OUT	D8	FE	CPI	DB
					D,D		MOV	A,L				D3 D4	CNC		FF	RST	7
28	-		63	MOV	D,E	7E	MOV	A,M	A9	XRA	.C			Adr	F.F.	rsa I I	8
29	DAD	H	54	MOV	D,H	7F	MOV	A.A		XRA	D	D5	PUSH	D			
2A	LHLD	Adr	55	MOV	D,L	80	ADD	в	A.B	XRA	E	D6	SUI	D8		i i	

D8 - constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. D16 = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.

Adr = 16-bit address.