

# TECHNICAL UNIVERSITY OF MOMBASA

FACULTY OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

## **UNIVERSITY EXAMINATION FOR:**

BACHELOR OF SCIENCE IN ELECTRICAL AND ELECTRONIC ENGINEERING

EEE 2430: MICROPROCESSOR.

## SPECIAL/SUPPLEMENTARY EXAMINATION

**SERIES:** SEPTEMBER 2018

## TIME: 2 HOURS

DATE: SEPTEMBER 2018

### **Instructions to Candidates**

You should have the following for this examination *-Answer Booklet, examination pass and student ID* This paper consists of FIVE questions. Question ONE is Compulsory attempt any other TWO questions. **Do not write on the question paper.** 

### Question ONE

- (a) (i.) Perform the following number systems conversions
  - I. 34.25<sub>10</sub> to binary
  - II. 79B<sub>16</sub> to Octal
  - (ii) Convert the decimal number E9<sub>16</sub> into
    - i. BCD Code
    - ii. Excess-3 code
    - iii. Gray Code
  - (ii) Perform the following binary subtraction operation.
    - I.  $14_{10} 16_{10}$  Using 2's complement method
    - II. 29<sub>10</sub> 25<sub>10</sub> Using 1's complement method

12 marks

b.) With the aid a symbol and truth table, explain the operation of the FOUR types of positive edge triggered flip-flops. 6 marks

c.)i)Explain the function of any THREE dedicated registers in microprocessor.©Technical University of Mombasa – JFOPage 1 of 4

- ii) If the content of the accumulator and register B are C4H and 3A H respectively determine the content of the accumulator after execution of each individual instruction
  - I. ADD B II. ORA B III. SUB B IV. MOV A, B V. INR A VI. CMA

12 marks

10 marks

### **Question TWO**

- a) Draw the block diagram of a microprocessor controlled system and describe the function of:
  - i. main components
  - ii. bus highway system
- b) Write both assembly language and machine code for a program segment beginning at EF20 H to perform the following tasks.
  - Move the data 1FH into register B
  - Copy the content of the accumulator to register E
  - Move data value 2297H into HL register pair
  - Subtract the content of register B from accumulator
  - Add the content of register E to the accumulator
  - Increment the content of register H
  - End the program

### **Question THREE**

- a) Describe any THREE addressing modes stating a typical instruction in each case as applied to Intel 8085 microprocessor 9 marks
- b) Explain the events that take place when the following instruction are executed
  - i. DCX D
  - ii. XRA B
  - iii. LDAX D

6 marks

10 marks

c) Write an assembly language program starting at address 3000H to add TWO numbers, 3AH and 72H that are initially loaded in the accumulator and register C respectively, the result to be stored at a memory location 2D07H to end the program

5 marks

#### **Question FOUR**

- a.) i. distinguish between asynchronous and synchronous counter
  - ii. Draw a 4 bit SIPO shift register and explain how a binary word 1011<sub>2</sub> is stored 10 marks
- b.) i. Explain the function of any THREE flags in the status register
  - ii. State any TWO functional categories of Intel 8085 microprocessor instructions giving TWO examples for each 10 marks

#### **Question FIVE**

- a. Develop a truth table for a two input XOR logic gate and hence implement its combinational logic Circuit.
  5 marks
- b. (i) Distinguish between the following terms
  - I. Combinational and Sequential logic circuits
  - II. Negative and positive edge triggered flip flops
  - (ii) Using K-map optimization approach Implement a logic circuit with THREE input variables that will produce a HIGH output only when any TWO variables are HIGH

15 marks

#### 8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE Table 5-2

OP			OP CODE			OP CODE	MNEMONIC		-	MNEMONIC		OP CODE	MNEMONIC		CODE	MNEMONIC	
00																	
01		8,D16	2B 2C	DCX INR	H L	56 57	MOV	D,M D,A	81 82	ADD	C D	AC AD	XRA	H L	D7 D8	RĊ	*
02		B,010	2D	DCR	ĩ l	58	MOV	E.8	83	ADD	E	AE	XRA	м	D9	-	
03		B	2E	MVI	L,D8	59	MOV	E,C	84	ADD	н	AF	XRA	A	DA	JC	Ad
04		B	2F	CMA	L,00	55 5A	MOV	E,D	85	ADD	ĩ	BO	ORA	B	DB	IN	DB
05		8	30	SIM		58	MOV	E.E	86	ADD	м	81	ORA	c :	DC	.cc	Ad
06		8,D8	31	LXI	SP,D16	50	MOV	E,H	87	ADD	A	82	ORA	ŏ	DD	-	~
07	RLC	0,00	32	STA	Adr	5D	MOV	E.L	88	ADC	ŝ	83	ORA	Ē	DE	SBI	DB
08	-		33	INX	SP	SE	MOV	E.M	89	ADC	č	84	ORA	Ĥ I	DF	RST	3
09		8	34	INR	M	5F	MOV	E,A	8A	ADC	Ď	85	ORA	ï	EO	RPO	
0A		в	35	DCR	M	60	MOV	H,B	8B	ADC	E	86	ORA	м	E1	POP	н
08	-	8	36	MV1	M,D8	61	MOV	H,C	8C	ADC	H	B7	ORA	A	E2	JPO	Ad
0C		c l	37	STC	,	62	MOV	H,D	8D	ADC	Ľ	BB	CMP	B	E3	XTHL	
00		c	38	_		63	MOV	H.E	8E	ADC	M	89	CMP	c	E4 -	CPO	Ad
0E		C.D8	39	DAD	SP	64	MOV	H.H	8F	ADC	A	BA	CMP	Ď	ES	PUSH	н
0F	RRC	-,	3A	LDA	Adr	65	MOV	H.L	90	SUB	в	BB	CMP	Ē	E6	ANI	DB
10	-		38	DCX	SP	66	MOV	H.M	91	SUB	č	BC	CMP	Ĥ.	E7	RST	4
11	LXI	D.D16	30	INR	A	67	MOV	H,A	92	SUB	D	BD	CMP	L	EB	RPE	
12		D	3D	DCR	A	68	MOV	L,B	93	SUB	ē	BE	CMP	M	E9	PCHL	
13		D	3E	MVI	A,D8	69	MOV	L,C	94	SUB	H	BF	CMP	A	EA	JPE	Ad
14		D I	3F	CMC		6A	MOV	L.D	95	SUB	ï	CO	RNZ		EB	XCHG	
15		ō	40	MOV	8,8	68	MOV	L.E	96	SUB	м	C1	POP	8	EC	CPE	Ad
16		D,DB	41	MOV	B.C	60	MOV	L,H	97	SUB	A	C2	JNZ	Adr	ED	-	
17	RAL	-,	42	MOV	-,-	6D	MOV	LL	98	SBB	8	C3	JMP	Adr	EE	XRI	D8
18	-		43	MOV	8,E	6E	MOV	L,M		SBB	č	C4	CNZ	Adr	EF	RST	5
19		b ا	44	MOV	B,H	6F	MOV	LA	9A	SBB	Ď	C5	PUSH	в	FD	BP	
1A		ō	45	MOV	B.L	70	MOV	M.B	98	SBB	Ē	C6	ADI	DB	F1	POP	PSI
1B		ō	46	MOV	-,-	71	MOV	M,C	90	SBB	Ĥ	C7	RST	ō	F2	JP	Ad
10		Ē	47	MOV	B.A	72	MOV	M.D		588	ĩ.	CB :	RZ	-	F3	DI	
10		Ē	48	MOV	C,B	73	MOV	M,E	9E	SBB	м	C9	RET	Adr	F4	CP	Ad
16		E,D8	49	MOV	C.C	74	MOV	M,H		SBB	Ä	CA	JZ		F5	PUSH	PS
1F	RAR	-,	44	MOV	C.D	75	MOV	M,L	A0	ANA	B	CB	-		F6	ORI	D8
20	RIM	I	4B	MOV	C,E	76	HLT		A1	ANA	c	CC	cz	Adr	F7	RST	6
21	LXI	H.D16	4C	MOV	C,H	77	MOV	M.A	A2	ANA	Ď	CD	CALL	Adr	F8	RM	-
22		Adr i	4D	MOV	C,L	78	MOV	A,B	A3	ANA	E	CE	ACI	D8	F9	SPHL	
23		H I	4E	MOV	C,M	79	MOV	A.C	A4	ANA	Ĥ.	CF	RST	1	FA	ML	Ad
24		μÏ	4F	MOV	C,A	7A	MOV	A,D	A5	ANA	ï.	00	RNC		FB	EI	
25		нI	50	MOV	D,B	78	MOV	A.E	A6	ANA	м	D1	POP	ъ	FC	CM	Ad
26		H.D8	51	MOV	D,C	70	MOV	A,H	A7	ANA	Ä	02	JNC	Adr	FD	-	
27	DAA		52	MOV	D,D	70	MOV	A.L	AB	XRA	B	D3	OUT	DB	FE	CPI	DB
28	=		53	MOV	D.E	7E	MOV	A.M.	A9	XRA	č	D4	CNC	Adr	FF	RST	7
29	DAD	нΙ	54	MOV	D,H	7F	MOV	A,A		XRA	Ď	D5	PUSH	D		1	-
2A		Adr	55	MOV		80	ADD			XRA	Ē	D6	SUI	DB		1	

D8 - constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. D16 = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.

Adr = 16-bit address.