



TECHNICAL UNIVERSITY OF MOMBASA

Faculty of Engineering and Technology

Department of Electrical and Electronic Engineering

UNIVERSITY EXAMINATION FOR:

Bachelor of Science in Electrical and Electronic Engineering

EEE 2406: Microprocessor I

SPECIAL/SUPPLEMENTARY EXAMINATION

SERIES: SEPTEMBER 2018

TIME: 2 HOURS

DATE: SEPTEMBER 2018

Instructions to Candidates

You should have the following for this examination

-Answer Booklet, examination pass and student ID

This paper consists of **five** Questions; Question ONE is compulsory. In addition attempt any Other **TWO** Questions.

Do not write on the question paper.

Question ONE (Compulsory 30 marks)

- a) i) Explain the difference between microprocessor and microcomputer
ii) Define microprocessor bus
iii) Explain the functions of the following Intel 8085 microprocessor pins
I) READY
II) ALE
III) IO/\bar{M}
IV) HOLD [8 Marks]
- b) Explain the different instruction formats with examples within the Intel 8085 microprocessor. [6 Marks]
- c) Explain any **THREE** addressing modes of Intel 8085 microprocessor giving an example for each case. [6 Marks]
- d) State the tasks performed by the control section of the microprocessor during each instruction cycle [6 Marks]
- e) Explain the activities that take place during the first cycle of the clock of the microprocessor after the start of the fetch cycle. [4 Marks]

Question TWO

- a) Distinguish between the following pairs of Intel 8085 microprocessor instructions and state the addressing modes of each:
- i) DAD B and ADC B
 - ii) XRA M and XCHG
- [8 Marks]
- b) Write an assembly language program to add 2 BCD numbers. [6 Marks]
- c) i) State any THREE features of high-level language in microprocessor programming
- ii) State any THREE advantages of assembly language programming [6 Marks]

Question THREE

- a) With the aid of a diagram, explain components of a arithmetic unit [7 marks]
- b) State the FIVE steps followed in writing microprocessor program [5 Marks]
- c) Explain the FOUR aspects of the instruction set of the Intel 8085 microprocessor [8 Marks]

Question FOUR

- a) Explain the functions of the following instructions:
- (i) PCHL
 - (ii) LDAX
 - (iii) DAA
- [6 marks]
- b) i) Hand assemble the program in Table Q3 assuming that the first memory locations is 0B76H

Table Q3

START:	MVI B, 4FH
	MVI C, 78H
	MOV A, C
	OUT 07H
	CALL DEL
	MVI A, 8FH
	MVI B, 68H
	SUB B
	ANI 0FH
	STA 2070H
	CALL DEL
AGAIN:	IN F2H
	CMA
	ORA A
	JNZ AGAIN
DEL:	LXI D, 00FFH
REP:	DCX D
	MOV A, E
	ORA D
	JNZ REP
	RET

ii) State the address of the following in the hand assembled program

I DEL label

II STA instruction

[10 marks]

c) Distinguish between the following algorithm and program.

[2 Marks]

Question FIVE

(a) Explain the events that take place when the following instructions are executed:

(i) HLT

(ii) NOP

(iii) RET.

[6 Marks]

(b) i) Differentiate between conditional and unconditional jumps.

ii) Write an assembly language program to transfer data from memory block B1 to memory block B2.

[9 Marks]

(c) Explain the concept of Von Neumann architecture and relates to microprocessor design

[5 Marks]

8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE

Table 5-2

OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC
00	NOP	28	DCX H	58	MOV D,M	81	ADD C	AC	XRA H	D7	RST 2		
01	LXI B,D16	2C	INR L	57	MOV D,A	82	ADD D	AD	XRA L	D8	RC		
02	STAX B	2D	DCR L	58	MOV E,B	83	ADD E	AE	XRA M	D9	-		
03	INX B	2E	MVI L,D8	59	MOV E,C	84	ADD H	AF	XRA A	DA	JC ADr		
04	INR B	2F	CMA	5A	MOV E,D	85	ADD L	B0	ORA B	DB	IN DB		
05	DCR B	30	SIM	5B	MOV E,E	86	ADD M	B1	ORA C	DC	CC ADr		
06	MVI B,D8	31	LXI SP,D16	5C	MOV E,H	87	ADD A	B2	ORA D	DD	-		
07	RLC	32	STA ADr	5D	MOV E,L	88	ADC B	B3	ORA E	DE	SBI DB		
08	-	33	INX SP	5E	MOV E,M	89	ADC C	B4	ORA H	DF	RST 3		
09	DAD B	34	INR M	5F	MOV E,A	8A	ADC D	B5	ORA L	E0	RPO		
0A	LDAX B	35	DCR M	60	MOV H,B	8B	ADC E	B6	ORA M	E1	POP H		
0B	DCX B	36	MVI M,D8	61	MOV H,C	8C	ADC H	B7	ORA A	E2	JPO ADr		
0C	INR C	37	STC	62	MOV H,D	8D	ADC L	B8	CMP B	E3	XTHL		
0D	DCR C	38	-	63	MOV H,E	8E	ADC M	B9	CMP C	E4	CPO ADr		
0E	MVI C,D8	39	DAD SP	64	MOV H,H	8F	ADC A	BA	CMP D	E5	PUSH H		
0F	RRC	3A	LDA ADr	65	MOV H,L	90	SUB B	BB	CMP E	E6	ANI DB		
10	-	3B	DCX SP	66	MOV H,M	91	SUB C	BC	CMP H	E7	RST 4		
11	LXI D,D16	3C	INR A	67	MOV H,A	92	SUB D	BD	CMP L	EB	RPE		
12	STAX D	3D	DCR A	68	MOV L,B	93	SUB E	BE	CMP M	E9	PCHL		
13	INX D	3E	MVI A,D8	69	MOV L,C	94	SUB H	BF	CMP A	EA	JPE ADr		
14	INR D	3F	CMC	6A	MOV L,D	95	SUB L	C0	RNZ	EB	XCHG		
15	DCR D	40	MOV B,B	6B	MOV L,E	96	SUB M	C1	POP B	EC	CPE ADr		
16	MVI D,D8	41	MOV B,C	6C	MOV L,H	97	SUB A	C2	JNZ ADr	ED	-		
17	RAL	42	MOV B,D	6D	MOV L,L	98	SBB B	C3	JMP ADr	EE	XRI DB		
18	-	43	MOV B,E	6E	MOV L,M	99	SBB C	C4	CNZ ADr	EF	RST 5		
19	DAD D	44	MOV B,H	6F	MOV L,A	9A	SBB D	C5	PUSH B	F0	RP		
1A	LDAX D	45	MOV B,L	70	MOV M,B	9B	SBB E	C6	ADI DB	F1	POP PSW		
1B	DCX D	46	MOV B,M	71	MOV M,C	9C	SBB H	C7	RST 0	F2	JP ADr		
1C	INR E	47	MOV B,A	72	MOV M,D	9D	SBB L	C8	RZ	F3	DI		
1D	DCR E	48	MOV C,B	73	MOV M,E	9E	SBB M	C9	RET ADr	F4	CP ADr		
1E	MVI E,D8	49	MOV C,C	74	MOV M,H	9F	SBB A	CA	JZ	F5	PUSH PSW		
1F	RAR	4A	MOV C,D	75	MOV M,L	A0	ANA B	CB	-	F6	ORI DB		
20	RIM	4B	MOV C,E	76	HLT	A1	ANA C	CC	CZ ADr	F7	RST 6		
21	LXI H,D16	4C	MOV C,H	77	MOV M,A	A2	ANA D	CD	CALL ADr	F8	RM		
22	SHLD ADr	4D	MOV C,L	78	MOV A,B	A3	ANA E	CE	ACI DB	F9	SPHL		
23	INX H	4E	MOV C,M	79	MOV A,C	A4	ANA H	CF	RST 1	FA	JM ADr		
24	INR H	4F	MOV C,A	7A	MOV A,D	A5	ANA L	D0	RNC	FB	EI		
25	DCR H	50	MOV D,B	7B	MOV A,E	A6	ANA M	D1	POP D	FC	CM ADr		
26	MVI H,D8	51	MOV D,C	7C	MOV A,H	A7	ANA A	D2	JNC ADr	FD	-		
27	DAA	52	MOV D,D	7D	MOV A,L	A8	XRA B	D3	OUT DB	FE	CPI DB		
28	-	53	MOV D,E	7E	MOV A,M	A9	XRA C	D4	CNC ADr	FF	RST 7		
29	DAD H	54	MOV D,H	7F	MOV A,A	AA	XRA D	D5	PUSH D				
2A	LHLD ADr	55	MOV D,L	80	ADD B	AB	XRA E	D6	SUI DB				

DB = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity.

D16 = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.

ADr = 16-bit address.