

TECHNICAL UNIVERSITY OF MOMBASA

Faculty of Engineering and Technology

Department of Electrical and Electronic Engineering

UNIVERSITY EXAMINATION FOR:

Bachelor of Science in Electrical and Electronic Engineering

EEE 2406: Microprocessor I

SPECIAL/SUPPLEMENTARY EXAMINATION

SERIES: SEPTEMBER 2018

TIME: 2 HOURS

DATE: SEPTEMBER 2018

Instructions to Candidates

You should have the following for this examination

-Answer Booklet, examination pass and student ID

This paper consists of five Questions; Question ONE is compulsory. In addition attempt any Other TWO Questions.

Do not write on the question paper.

Question ONE (Compulsory 30 marks)

- a) i) Explain the difference between microprocessor and microcomputer
 - ii) Define microprocessor bus
 - iii) Explain the functions of the following Intel 8085 microprocessor pins
 - I) READY
 - II) ALE

III) IO/\overline{M}

IV) HOLD [8 Marks]

b) Explain the different instruction formats with examples within the Intel 8085 microprocessor.

[6 Marks]

c) Explain any **THREE** addressing modes of Intel 8085 microprocessor giving an example for each case.

[6 Marks]

d) State the tasks performed by the control section of the microprocessor during each instruction cycle

[6 Marks]

e) Explain the activities that take place during the first cycle of the clock of the microprocessor after the start of the fetch cycle. [4 Marks]

Question TWO

- a) Distinguish between the following pairs of Intel 8085 microprocessor instructions and state the addressing modes of each:
 - i) DAD B and ADC B

ii) XRA M and XCHG [8 Marks]

b) Write an assembly language program to add 2 BCD numbers.

[6 Marks]

c) i) State any THREE features of high-level language in microprocessor programming

ii) State any THREE advantages of assembly language programming

[6 Marks]

Question THREE

a) With the aid of a diagram, explain components of a arithmetic unit
b) State the FIVE steps followed in writing microprocessor program
[5 Marks]

c) Explain the FOUR aspects of the instruction set of the Intel 8085 microprocessor

[8 Marks]

Question FOUR

a) Explain the functions of the following instructions:

(i) PCHL

(ii) LDAX

(iii) DAA [6 marks]

b) i) Hand assemble the program in Table Q3 assuming that the first memory locations is 0B76H

Table O3

START: MVI B, 4FH

MVI C, 78H MOV A, C OUT 07H CALL DEL MVI A, 8FH MVI B, 68H SUB B

ANI 0FH STA 2070H CALL DEL

DIFOII

AGAIN: IN F2H

CMA

ORA A

JNZ AGAIN

DEL: LXI D, 00FFH

REP: DCX D

MOV A, E ORA D JNZ REP RET

	I DEL label	
	II STA instruction	
c)	•	[10 marks] [2 Marks]
Quest	ion FIVE	
(a)	Explain the events that take place when the following instructions are executed:	
	(i) HLT	
	(ii) NOP	
	(iii) RET.	[6 Marks]
(b)	i) Differentiate between conditional and unconditional jumps.	
	ii) Write an assembly language program to transfer data from memory block B1 to memory block I	B2. [9 Marks]
(c)	Explain the concept of Von Neumann architecture are relates to microprocessor design	

ii) State the address of the following in the hand assembled program

[5 Marks]

8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE Table 5-2

OP	-		OP	_		OP			OP	7		OP I		•	OP	7	1
CODE	MNEM	ONIC	CODE	MNE	MONIC	CODE	MNEM	ONIC	CODE	MNEN	IONIC	CODE	MNEM	ONIC	CODE	MNEM	IONIC
.00	NOP		28	рсх	н	56	MOV	D.M	81	ADD	c	AC	XBA	Н	D7	RST	2
01	LXI	8,016	2C	INB	L	57	MOV	D.A	82	ADD	D	AD	XBA	Ĺ.	D8	RC	-
02	STAX	В	20	DCB	ī	58	MOV	6,8	83	ADD	E	AE	XBA	М	D9	_	
03	INX	В	2E	MVI	L.D8	59	MOV	E,C	84	ADD	H	AF	XBA	A	DA	JC	Adr
04	INB	В	2F	CMA		5.A.	MOV	E.D	85	ADD	L	BO	OBA	8	D8	IN	D8
05	DCR	8	30	SIM		58	MOV	E.E	86	ADD	M	81	ORA	Ĉ:	DC	. cc	Adr
06	MVI	B, D8	31	LXI	SP,D16	5C	MOV	E,H	87	ADD	Α	B2	ORA	0	DD	_	
07	RLC		32	STA	Adr	5D	MOV	6,4	88	ADC	В	83	ORA	E	DE	SBI	D8
08	_		33	INX	SP	6.6	MOV	E,M	89	ADC	C	84	ORA	Н	DF	RST	3
09	DAD	В	34	INR	M	5F	MOV	E,A	8A	ADC	D	B5	ORA	L	EO	RPO	
OΑ	LDAX	В	35	DCR	M	60	MOV	H,B	88	ADC	E	B6	ORA	М	E1	POP	Н
08	DCX	8	36	MVI	M,D8	61	MOV	H,C	8C	ADC	H	87	ORA	A	E2	JPO	Adr
OC.	INR	C ;	37	STC		62	MOV	H,D	8D	ADC	L	B8	CMP	В	E3	XTHL	- 1
0D	DCR	C	38	_		63	MOV	H,E	8E	ADC	М	89	CMP	C	E4 :	CPO	Adr
0E	MVI	C,D8	39	DAD	SP	64	MOV	H,H	8F	ADC	A	BA	CMP	D	E5	PUSH	н
0F	RRC		3A	LDA	Adr	65	MOV	H,L	90	SUB	8	88	CMP	E	E6	ANI	D8
10	-		38	DCX	SP	66	MOV	H,M	91	SUB	C	BC	CMP	Н	E7	RST	4
11	LXI	0,016	3C	INR	A	67	MOV	H,A	92	SUB	D	BD	CMP	L	E8	RPE	
. 12	STAX	D	30	DCR	A	68	MOV	L,B	93	SUB	E	86	CMP	M	E9	PCHL	
13	INX	D	3E	MVI	A,D8	69	MOV	L.C	94	SUB	н	BF	CMP	A	EA	JPE	Adr
14	INR	D	3F	CMC		6.A	MOV	L,D	95	SUB	L	CO	RNZ		EB	XCHG	
15	DCR	D	40	MOV	8,8	68	MOV	L,E	96	SUB	М	C1	POP	8	EC	CPE	Adr
16	MVI	0,D8	41	MOV	B,C	6C	MOV	L,H	97	SUB	A	C2	JNZ	Adr	ED	-	
17	RAL		42	MOV	B,D	6D	MOV	L,L	98	888	В	C3	JMP	Adr	EE	XRI	D8
18	-		43	MOV	B,E	6E	MOV	L,M	99	588	С	C4	CNZ	Adr	EF	RST	5
19	DAD	D	44	MOV	B,H	6F	MOV	L,A		S88	0	C5	PUSH	В	F0	RP	
1A	LDAX	0	46	MOV	B,L	70	MOV	M,B	98	588	E	C6	ADI	D8	F1	POP	PSW
18	DCX	D	46	MOV	B,M	71	MOV	M,C	90	SBB	н	C7	RST	0	F2	JP	Adr
1C	INR	E	47	MOV	B,A - "	72	MOV	M,D	9D	S88	L	C8	RZ		F3	D1	
10	DCR	E	48	MOV	C,B	73	MOV	M,E		SBB	М	C9	RET	Adr	F4	CP	Adr
16	MVI	E,08	49	MOV	C,C	74	MOV	M,H		588	A	CA	JZ		F5	PUSH	PSW
1F	RAR		4A	MOV	C,D	75	MOV	M,L	A0	ANA	8	CB	-		F6	ORI	D8
20	RIM		48	MOV	C,E	76	HLT			ANA	C	.cc	CZ	Adr	F7	RST	6
21	LXI	H,016		MOV	C,H	77	MOV	M,A		ANA	D	CD	CALL	Adr.	F8	BM	
22	SHLD	Adr	4D	MOV	C,L	78	MOV	A,B		ANA	E	CE	ACI	D8 :	F9	SPHL	
23	INX	H	46	MOV	C,M	79	MOV	A,C		ANA	н	CF	RST	1	FA	JM .	Adr .
24	INR	H	4F	MOV		7A	MOV	A.D		ANA	<u> </u>	D0	RNC	_	FB	El	
25	DCR	H	50	MOV	D,B	78	MOV	A,E		ANA.	М	D1	POP	D	FC	CM	Adr
26	MVI	H,08	51	MOV	D,C	7C	MOV	A,H		ANA	A	D2	JNC	Adr	FD	_	
27	DAA		52	MOV	D,D	7D	MOV	A,L		XRA	В	D3	OUT	D8	FE	CPI	D8
28	-		63	MOV	D,E	7E	MOV	A,M		XRA	,C	D4	CNC	Adr	FF	RST	7
29	DAD	H	54	MOV		7F	MOV	<u>^</u> ^		XRA	D	D5	PUSH	0			
2A	LHLD	Adr	55	MOV	D,L	80	ADD	В	A.B	XRA	E	D6	SUI	DB		-	

D8 = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity.

Adr = 16-bit address.

D16 = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.