DIGITAL SYSTEMS DESIGN II [B]

QUESTION ONE


- a) Design using ASM, digital system with two flip-flops, E and F, and 4 bit binary counter, A. The individual flip-flops in A are denoted by A₄, A₃, A₂ and A₁, with A₄ holding the most significant bit of the count. A start signal S initiates the system operation by clearing the counter A and flip-flop F. The counter is then incremented by 1 starting from the next clock pulse and continues to increment until the operations stop. Counter bits A₃ and A₄ determine the sequence of operations:
 - i) If $A_3 = 0$, E is cleared to 0 and the count continuous
 - ii) If $A_3 = 1$, E is set to 1; then $A_4 = 1$, F is set to 1 on the next clock pulse and the system stops counting. [10 marks]
- b) Develop the register-transfer logic notation with three 16-bit register AR, BR and CR that perform the following operations:
 - (i) Transfer two 16-bit signed numbers (in 2's complement to AR and BR
 - (ii) If the number in AR is negative, divide the number in AR by 2 and transfer the result to register CR
 - (iii) If the number in AR is positive but non zero, multiply the number in BR by 2 and transfer the result to CR
 - (iv) If the number in AR is zero, clear register CR to 0

[8 marks]

- c) State any TWO types of micro-operations encountered in digital systems. [2 marks]
- d) Using full adder and associated combinational logic circuits of Figure Q1(b), design a 4 bit arithmetic circuit to perform the following:

When S = 0 the circuit performs $F_i = A_i + B_i$

When S = 1 the circuit performs
$$F_i = A_i + \overline{B_i} + 1$$




QUESTION TWO

- a) Define the following:
 - (i) Decoder
 - (ii) Multiplexer
 - (iii) Demultiplexer
- b) Implement $F(A,B,C,D) = \sum_{M} (1,4,5,7,9,12,13)$ using a 4 – to – 1 multiplexer

[6 marks]

[3 marks]

- c) Draw a diagram of bus system for four registers of 4-bits each. The bus is to be constructed with multiplexers [4 marks]
- d) i) Differentiate between Algorithm State Machine (ASM) and conventional flow chart.(ii) Using Figure Q2(d) interpret the events [7 marks]



QUESTION THREE

a) Design an arithmetic circuit with two selection variables *S*¹ and *S*⁰ that generates the following arithmetic operations. Draw the logic diagram of two typical stages

S_1	So	Operation	Function
0	0	F = A	F = A + 1
0	1	$\mathbf{F} = \mathbf{A} + \mathbf{B}$	F = A + B + 1
1	0	$F = A + \overline{B}$	$\mathbf{F} = \mathbf{A} + \overline{B} + 1$
1	1	F = A - 1	$\mathbf{F} = \mathbf{A}$

[14 Marks]

b) With the aid of a diagram, explain the operation of a scratchpad memory used by a processor unit [6 marks]

QUESTION FOUR

- a) With the aid of a block diagram describe the following control logic organisations:(i) PLA control
 - (ii) Micro-program control [10 marks]
- b) A processor unit employs a scratchpad memory. The processor consists of 64 registers of eight bits each. Determine
 - (i) The size of the scratchpad memory
 - (ii) The number of lines needed for the address
 - (iii) The number of lines the input data. [5 marks]
- c) (i) Give the hardware implementation of following statement:

YT₂: R2 ← R1, R1 ← R2

(ii) State what is wrong with the following register transfer statements

I xT: $AR \leftarrow AR$, $AR \leftarrow 0$ II yT: $R1 \leftarrow R2$, $R1 \leftarrow 0$ III zT: $PC \leftarrow AR$, $PC \leftarrow PC + 1$

[5 marks]

QUESTION FIVE

a) Determine

- i) the number of 128 x 8 RAM chips needed to provide a memory capacity of 2048 bytes
- ii) the number of lines of the address bus that must be used to access 2048 bytes of memory and how many of these lines will be common to all chips
- iii) the number of lines that must be decoded for chip select, and specify the size of the decoders

[8 marks]

- b) A typical processor unit is designed to consist of a register file with seven registers R1 through R7, two multiplexer to select bus A input and B input, a destination select decoder, an ALU and a shifter register and a status register.
 - (i) Draw a block diagram of processor unit with appropriate interconnection and describe its operation.
 - (ii) Draw the corresponding control word diagram and describe the function of each field
 - (iii) Give the bit values in the control word for the following micro-operation I (R1 \leftarrow R1 – R2) II (R2 \leftarrow R4) [12 Marks]