# TECHNICAL UNIVERSITY OF MOMBASA Faculty of Engineering and Technology 

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING UNIVERSITY EXAMINATION 2015/2016

## UNIVERSITY EXAMINATIONS FOR THE DEGREE OF BACHELOR OF ELECTRICAL AND ELECTRONIC ENGINEERING (BSEE)

## EEE 2518 : DIGITAL SYSTEMS DESIGN I

```
TIME: 2 HOURS
```

SERIES: DECEMBER, 2015

## INSTRUCTIONS TO CANDIDATES

1. You are required to have the following for this examination;

- Answer Booklet
- A non Programmable Calculator

2. This paper consists of FIVE Questions.
3. Answer ANY THREE Questions.
4. All Questions carry equal marks.
5. This paper consists of THREE papers printed.

## QUESTION ONE

a) Design a synchronous counter that counts as 000, 010, 101, 110, 000, 010, _ _ _ using J-K flip-flops. Ensure that the unused states of $001,011,100$ and 111 go to 000 on the next clock pulse. What will the counter hardware look like if the unused states are to be considered as 'don't care's? Also determine the minimum number of same type gate ICs that can be used to implement both circuits.
b) Determine the modulus of the counter and also the frequency of flip-flop $\mathrm{Q}_{3}$ output.
(4 marks)

## QUESTION TWO

a) Show the logic arrangement of a PROM required to implement a 3 - bit odd parity generator.
b) Given two 2-bit binary numbers $\mathrm{X}_{1} \mathrm{X}_{0}$ and $\mathrm{Y}_{1} \mathrm{Y}_{0}$. Design a PLA device to implement a magnitude comparator to produce outputs for the two numbers.
( 14 marks)

## QUESTION THREE

a) Using the top-down design procedure, obtain the realizable logic diagram for the above function. Assume, the available signals are $\sim \mathrm{F}, \mathrm{A}, \sim \mathrm{B}[\mathrm{NL}], \sim \mathrm{C}[\mathrm{NL}]$ and $\mathrm{D}[\mathrm{NL}]$. (4 marks)
b) Given the state diagram in Figure Q3, generate the state table and design a sequence circuit using T-flip flops.
(11marks)


Figure Q3
c) Using a 4 - to - 1 multiplexer, implement the function

$$
f(A, B, C, D)=\sum_{m}(0,2,4,7,8,10,11,12,14,15) .
$$

## QUESTION FOUR

a) State the design procedures for a Finite State Machine.
(5 marks)
b) Determine the size of the PROM required for implementing the following logic circuits:
i. a binary multiplier that multiplies two four-bit numbers;
ii. a dual 8-to-1 multiplexer with common selection inputs;
iii. a single-digit BCD adder/subtractor with a control input for selection of operation.
(7 marks)
c) Develop a truth table of a Full adder and implement using 4 - to - 1 multiplexers with minimum external circuitry.
(8 marks)

## QUESTION FIVE

a) A circuit that controls a given digital system has three inputs: $x_{1}, x_{2}$ and $x_{3}$. It has to recognize three different conditions:

Condition A is true if $x_{3}$ is true and either $x_{1}$ is true or $x_{2}$ is false.
Condition B is true if $x_{1}$ is true and either $x_{2}$ or $x_{3}$ is false.
Condition C is true if $x_{2}$ is true and either $x_{1}$ is true or $x_{3}$ is false.
The control circuit must produce an output of 1 if at least two of the conditions A, B and C are true. Design the simplest circuit that can be used for this purpose.
b) Explain the functions of the following digital devices: Multiplexer, Decoder, Binary Comparator.
(6 marks)
c) Obtain a Type-2 Multiplexer design to implement the following function. $F(A, B, C, D)=\sum_{m}(4,5,6,7,10,14)$. Signal List: $\sim \mathrm{F}, \sim \mathrm{A}[\mathrm{NL}], \mathrm{B}[\mathrm{NL}], \mathrm{C}, \mathrm{D}[\mathrm{NL}] . \quad(5$ marks)

