TECHNICAL UNIVERSITY OF MOMBASA

# INSTITUTE OF COMPUTING AND INFORMATICS <br> DEPARTMENT OF COMPUTER SCIENCE \& INFORMATION TECHNOLOGY UNIVERSITY EXAMINATION FOR: 

(BTIT14S J-FT \& BSIT 14S J-FT)
ICS 2205: EEE 4250: DIGITAL LOGIC \& DIGITAL ELECTRONICS
END OF SEMESTER EXAMINATION
SERIES:APRIL2016
TIME:2HOURS
DATE:Pick DateMay2016

## Instructions to Candidates

You should have the following for this examination
-Answer Booklet, examination pass and student ID
This paper consists of FIVE questions. Attempt question ONE (Compulsory) and any other TWO questions.
Do not write on the question paper.

## Question ONE

a) State and prove De Morgan's theorem.
b) Differentiate between the following terms
i. Basic logic gates and Universal logic gates
ii. Combinational circuits and sequential circuits
iii. Level triggered and edge triggered
(6 Marks)
c) Prove using the truth table $A \cdot B+A \cdot B+A \cdot B=A+B$
(4 Marks)
d) Perform the following arithmetic using 2's complement
i. $\quad 36+24$
ii. 43-34
iii. $36-42$
e) Design and implement a 3-bit majority function.

## Question TWO

a) Design the logic circuit of a 2 bit comparator to give the greater than, equality and less than functions at the output. (14 Marks)
b) Using NAND gates only implement the equality function.
(6 Marks)

## Question THREE

a) Design the logic circuit of a full adder circuit.
(8 Marks)
b) Using the full adder implement a 4-bit adder circuit
(6 Marks)
c) Provide the additional logic gates that may be included to convert the full adder circuit to a 4 bit adder/subtract circuit.

## Question FOUR

a) Use Boolean Identities to simplify
i) $\quad X=\bar{A} \cdot \bar{B} \cdot \bar{C}+\bar{A} \cdot \bar{B} \cdot C+A \cdot \bar{B} \cdot \bar{C}+A \cdot \bar{B} \cdot C$
ii) $\quad Y=(A+\bar{B}+\bar{C}) \cdot(A+\bar{B} \cdot C)$
iii) $\overline{Y=(A+B \cdot A)+\overline{(C+D+E \cdot \bar{C})}}$
(9 Marks)
b) The logic circuit below implements the function Q .

i. Generate the Boolean expression for the function $Q$
ii. Simplify the expression for Q
iii. Implement using NAND gates only

## Question FIVE

a) Describe the operation of a J-K flip flop.
b) Using a J-K flip flop construct a 4-bit counter.
c) Show the additional logic that need to be added to build a module 10 counter.
(4 Marks)
d) Describe propagation delay and the hazards associated with the delay. (4 Marks)

