TECHNICAL UNIVERSITY OF MOMBASA
Faculty of Engineering and Technology
DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING UNIVERSITY EXAMINATION FOR:

CERTIFICATE IN ELECTRICAL POWER ENGINEERING (CEPE 3)
DIGITAL ELECTRONICS II

EEE 1203
END OF SEMESTER EXAMINATION
SERIES: MAY 2016

TIME: 2 HOURS

## DATE:Pick DateSelect MonthPick Year

## Instructions to Candidates

You should have the following for this examination
-Answer Booklet, examination pass and student ID
This paper consists of five Questions;. Attempt any THREE Questions.
Do not write on the question paper.

## QUESTION ONE

a. Define the following terms.
a. Current sinking.
b. Current sourcing.
c. Positive logic.
d. Negative logic.
e. Noise margin.
(10 marks)
b. A unit load for some particular logic family is as follows.
$1 \mathrm{UL}=50 \mu \mathrm{~A} \quad$ HIGH state.
$1 \mathrm{UL}=10 \mathrm{~mA}$ LOW state.
Determine the fan-in and fan-out for a gate in this family that has the following parameters.

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{OH}}=300 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{HH}}=120 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{IL}}=1 \mathrm{~mA}
\end{aligned}
$$

c. State and explain any three Logic families.

A TTL logic gate draws 1 mA when its output is HIGH and 2.15 mA when its output is LOW. Calculate the average power dissipation if the supply voltage is 8 V and the Logic gate is operated on $50 \%$ duty cycle.

## QUESTION TWO

a. With the aid of a diagram describe the operation of RTL.
b. State four characteristics of DTL.
c. An office building has an elevator system consisting of three elevators $\mathrm{X}, \mathrm{Y}$ and Z . A logic circuit is required that will provide an alarm any time two of the three elevators is in use.
i. Draw the truth table to satisfy the given conditions.
ii. Derive the expressions for the sum of products.
d. Decode the following 7-bit ASCII message.

1110010010010011110100
e. State TWO advantages and ONE disadvantage of CMOS over TTL.

QUESTION THREE
a. Explain one method of interfacing TTL to drive CMOS devices.
b. Distinguish between the following as applied to sequential circuits.
i. Asynchronous and synchronous.
ii. Setup and hold time.
c. State the functions of the asynchronous inputs of a clocked flip flop.
d. State one advantage of the JK flip flop over the RS flip flop.
e. Three sensors are used to monitor humidity H , viscosity V , and flow rate R of an industrial plant. An alarm Y should sound for the following conditions:
> If both viscosity and flow rate sensors are OFF.
$>$ If viscosity sensor is ON and flow rate sensor is OFF.
> If humidity sensor is OFF and flow rate sensor is ON.

## Take ON = Logic 1

OFF $=$ Logic 0

## Required:

i. Develop a truth table for the problem.
ii. Obtain the Boolean expression relating XVR and Y.
iii. Minimize the expression using Karnaugh Map.
iv. Implement the minimized expression using basic gates. (10 marks)

## QUESTION FOUR

a. Draw the logic diagram of 4 -bit even parity checker using NAND gates and explain its operation with the help of Truth table. (7 marks)
b. Design and implement a 3 bit odd parity checker generator. (6 marks)
c. With the aid of a diagram explain the operation of a latch. (4 marks)

## QUESTION FIVE

a. The clock and the input waveforms shown below are applied to the D input of a positive edge triggered D flip flop. Sketch the output waveforms.

b. Design a MOD-5 synchronous counter using J-K Flip-Flops. (8 marks)
c. Determine the function F from the figure $\mathrm{Q} 4 . \mathrm{i}$

d. State any THREE applications of CMOS devices.
(3 marks)
e. State any TWO precautions to be considered when handling mosfets.
(2 marks)

